

# Asynchronous 10MS/s 10-Bit SAR ADC for Wireless Network

Yulin Zhang, Guiliang Guo, Yuepeng Yan, and Tao Yang

**Abstract**—This paper presents a low power asynchronous 10-bit Successive Approximation Register (SAR) ADC implemented in 0.18 $\mu$ m CMOS process. The ADC is realized fully differentially with a split capacitor array to lower power cost and improve the speed. To further enhance power efficiency and high speed for a relatively moderate resolution, a new asynchronous dynamic logic is utilized to lower the digital power. The multiple-phase clock is generated by a ring-oscillator structure which avoids the high external clock. Offset of the dynamic clocked-comparator is also calibrated through adjusting the threshold voltage. The ADC consumes 500 $\mu$ w at V<sub>dd</sub>=1.8v and 10M/s sampling rate.

**Index Terms**—SAR analog to digital converter (ADC), low power, fully dynamic comparator, CMOS, offset cancellation, asynchronous logic.

## I. INTRODUCTION

As advanced CMOS technologies enhance the operational speed of logic circuit significantly. Successive approximation register (SAR) analog-to-digital converter is compatible with the standard CMOS process with low supply voltage, because it does not need operational amplifiers. The only analog part is the comparator, whose design is close to that of a digital regenerative latch. Therefore SAR analog-to-digital converters find a sweet spot in the space around 8-12b resolution and several MS/s sample rate which used to be dominated by pipelined ADCs [1]. There have been many related works to enhance the performance of the SAR ADCs. These works mainly focus on charge recycling [2], timing control [3] and comparator structure [4]. This work proposes a multiple-phase clock generation based on ring-oscillator structure with dynamic logic to optimize both the speed and power. V<sub>cm</sub>-based switching method [2] and split capacitor array are also adopted to improve power efficiency. For better common-mode noise rejection and less distortion, a fully differential circuit structure is applied. Moreover, this paper utilizes a fully dynamic comparator with offset calibration.

The rest of this paper is organized as follows. Section II illustrates the architecture of the proposed SAR ADC. Section III describes the circuit implementation and the digital algorithm in detail. The simulation results and the conclusions are provided in Sections IV and V, respectively.

## II. SAR ADC ARCHITECTURE

The block diagram of the proposed SAR ADC is described in Fig. 1. The main components of the SAR ADC are a 10bit split-capacitor DAC with bootstrapped switches, a two stage dynamic comparator with an offset calibration, internal clock generation, and an asynchronous SAR controller. The SAR ADC samples the input signal when the CLK=1. During CLK=0 (conversion phase), the ADC completes ten comparisons for 10-b conversion based on an internal clock CKC, which is produced by a ring oscillator loop consisting of the dynamic comparator and delay elements. Section III describes internal clock generation in detail.




Fig. 1. SAR ADC architecture.

## III. CIRCUIT IMPLEMENTATION

### A. DAC Network




Fig. 2. Split DAC capacitor array.

Switching the capacitor array consumes significant power. The value of unit capacitance needs to be minimized which is limited by mismatch and  $KT/C$  noise. Therefore the split capacitor array [5] is adopted to save power. By utilizing effective switching approaches, further power saving is obtained. The set-and-down method [6] saves significant energy. However during the conversion process, the common

Manuscript received October 9, 2013; revised January 17, 2014.

The authors are with the Institute of Microelectronics, Chinese Academy of Science (IMECAS), NO. 3 Beitucheng West Road, 100029, Beijing (e-mail: zhangyulin@ime.ac.cn).



considered, would require at least  $N \times$  the clock power of an asynchronous approach in which the sampling frequency sets the highest clock rate [15]. Asynchronous processing is more power efficient for avoiding the need for such a clock. If it were synchronous, the percentage of the total power for the clocks would rise from 15%, to above 50% [16]. The logic of the SAR ADC performs a binary search algorithm. This paper proposed a ring oscillator structure to generate the multiple-phase clock. As shown in Fig. 4, the asynchronous SAR logic consists of three parts: the oscillator ring loop, the sequencer and the DAC control. The oscillator loop generate the internal high frequency clock, then the NAND gates and DFF combined to produce the bit chosen signal witch decide the DAC switch control signals and store the output data through the registers. This sophisticated SAR control logic makes single bit conversion simple without extra delay, which minimizes the delay time between the comparator regenerated output and the DAC control signals, thus a higher sample rate can be achieved. Inverters are added after the comparator to enhance the load ability and separate the noise from the digital logic. In this ring loop, the delay element is to adjust the set-up time of the DAC.




Fig. 4. Circuit schematic of the asynchronous SAR logic.




Fig. 5(a). Sequence control circuit (b). dynamic DFF to store digital output (c). timing program of Asynchronous SAR control.

In Fig. 5 (a), NAND gates and DFF are utilized to produce the sequence shifter. NAND gates are applied to guarantee the DFF only receive one clock pulse to reduce high frequency node to the DFF for lower power. In Fig. 5 (c), the asynchronous CKC is generated by the ring oscillator

triggered by external CLK. The sequential signal S1, S2 cooperate the CLK to produce the SC1, SC2 witch are applied for controlling the switch logic and bit registers to store the corresponding bit comparison results. In addition, dynamic logic is applied to enhance the asynchronous processing speed and save power.

IV. EXPERIMENTAL RESULTS




Fig. 6. Behavioral simulation of DNL and INL.




Fig. 7. FFT spectrum of 10-bit SAR ADC @Fin=996.09KHz.

TABLE I: THE PERFORMANCE OF THE ADC

process	0.18um CMOS
Sampling Rate	10MS/s
Supply Voltage	1.8v
resolution	10bit
ADC power	500uW
Input range	Rail-to-rail
DNL	+0.503/-0.5
INL	+0.35/-0.38
SNDR	61.1691dB
SFDR	79.06dB
ENOB	9.87
FOM	55fJ/step

The 10bit SAR ADC is based on 0.18μm 1.8V CMOS process, the ADC is simulated in transistor-level by Spectre at 1.8 V supply and 10MS/s.

Fig. 6 shows the static performance of the ADC. The DNL and INL are 0.503/-0.5 and 0.35/-0.38 LSB respectively. Fig. 7 shows the the simulated FFT of 1024 output spectrum when ADC operating at 10M sampling rate with an input of 1M Hz.

Table I summarizes the simulated performance of the 10-bit

10MS/s SAR ADC.

### V. CONCLUSION

In this paper, a low power asynchronous 10bit SAR ADC was proposed for wireless network. The ring oscillator structure asynchronous dynamic logic leads to lower power and higher speed. A dynamic comparator with offset cancellation and  $V_{cm}$ -based switching method is adopted to further enhance power efficiency. The simulation shows that, at 1.8V supply and 10MS/s sampling rate, the ADC achieves an ENOB of 9.87 bits and consumes 500 $\mu$ W.

### ACKNOWLEDGMENT

This work was supported by National Natural Science Foundation of China. This work was supported in part by Chinese National High Technology Development Program.

### REFERENCES

- [1] J. Craninckx and G. V. D. Plas, "A 65 fJ/conversion-step 0-to-50 MS/s 0-to-0.7mW 9 b charge-sharing SAR ADC in 90 nm digital CMOS," in *Proc. International Solid-State Circuits Conference*, 2007, pp. 246–247.
- [2] Y. Zhu, C. H. Chan, U. F. Chio *et al.*, "A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 45, no. 6, pp. 1111–1121, 2010.
- [3] P. J. A. Harpe, C. Zhou, Y. Bi *et al.*, "A 26 W 8 bit 10 MS/s asynchronous SAR ADC for low energy radios," *IEEE J. Solid-State Circuits*, vol. 46, no. 7, pp. 1585–1594, Dec. 2011.
- [4] D. Schinkel, E. Mensink, E. Kiumperink, E. V. Tuijl, and B. Nauta, "A double-tail latch-type voltage sense amplifier with 18 ps setup 1ps hold time," *ISSCC Dig. Tech. Papers*, pp. 314–315 and p. 605, Feb. 2007.
- [5] Y. Chen *et al.*, "Split capacitor DAC mismatch calibration in successive approximation ADC," in *Proc. IEEE Custom Integrated Circuits Conf.*, Sep. 2009, pp. 279–282.
- [6] C. C. Liu, S. J. Chang, G. Y. Huang, and Y. Z. Lin, "A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure," *IEEE J. Solid-State Circuits*, vol. 45, no. 4, pp. 731–740, 2010.
- [7] Y. Meng, L. P. Wu, F. L. Li, and Z. H. Wang, "An 8 bit 12 MS/s asynchronous successive approximation register ADC with an on-chip reference," *Journal of Semiconductors*, vol. 34, 2013.
- [8] A. M. Abo and P. R. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," *IEEE Journal of Solid-State Circuits*, vol. 34, no. 5, pp. 599–606, May 1999.
- [9] H.-J. Jeon and Y.-B. Kim, "A novel low-power, low-offset, and high-speed CMOS dynamic latched comparator," *Analog Integrated Circuits and Signal Processing*, Springer, vol. 14, pp. 531–539, 2011.
- [10] C. H. Chan, Y. Zhu, U. F. Chio, S. W. Sin *et al.*, "A reconfigurable low-noise dynamic comparator with offset calibration in 90nm

- CMOS," in *Proc. IEEE Asian Solid-State Circuits Conference*, Jeju, Korea, November 14–16, 2011, pp. 233–236.
- [11] M. Miyahara, Y. Asada, D. Paik, and A. Matsuzawa, "A low-noise self-calibrating dynamic comparator for high-speed ADCs," in *Proc. IEEE Asian Solid-State Circuits Conference*, Fukuoka, Japan, September 3–5, 2008, pp. 269–272.
- [12] M. Yoshioka, K. Ishikawa, T. Takayama, and S. Tsukamoto, "A 10-b 50-MS/s 820-uW SAR ADC with on-chip digital calibration," *IEEE Transactions on Biomedical Circuits and Systems*, vol. 4, no. 6, Dec. 2010.
- [13] Q. Ning, Z. Guoquan, Y. Bo, Z.-L. Liu, and Y. Fang, "A 10-b 50-MS/s reference-free low power SAR ADC In 0.18um SOI CMOS technology," *Journal of Semiconductors*, vol. 33, 2012.
- [14] H. C. Chow, B. W. Chen, H. C. Chen *et al.*, "A 1.8 V, 0.3 mW, 10-bit SA-ADC with new self-timed timing control for biomedical applications," in *Proc. IEEE ISCAS*, May 2005, vol. 1, pp. 736–739.
- [15] S. W. M. Chen and R. W. Brodersen, "A 6 b 600 MS/s 5.3 mW asynchronous ADC in 0.13 um CMOS," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2669–2680, Dec. 2006.
- [16] J. Yang, T. L. Naing, and R. W. Brodersen, "A 1 GS/s 6 Bit 6.7 mW successive approximation ADC using asynchronous processing," *IEEE J. Solid-State Circuits*, vol. 45, no. 8, pp. 1469–1478, 2010.



**Yulin Zhang** was born in Hebei, China in 1987. She received the B.S. degree in electrical engineering from Hebei University, China in 2010. She is currently working toward the Ph.D. degree in Institute of Microelectronics of Chinese Academy of Sciences. Her research interests include SAR ADCs and other analog and mixed-signal circuits and systems.



**Guiliang Guo** was born in Hebei, China in 1981. He received the B.S. degree in Beijing University of Science and Engineering, China in 2006. And he received Ph.D. degree in information system sciences from IMECAS, Beijing, China in 2010. His research interests include analog and RF integrated circuit (IC) design.



**Yuepeng Yan** received M.S in electrical and electronic engineering, and received Ph.D. degrees in information system sciences from Ibaraki University in 1995, 1998 respectively. His research interests include RF and microwave integrated circuit (IC) design and system design.



**Tao Yang** received the B.S. degree in electrical engineering from Wuhan University, and master degree in information system sciences from IMECAS, Beijing, China in 2009. He is currently working toward the Ph.D. degree in Institute of Microelectronics of Chinese Academy of Sciences. His research interests include analog and digital circuits.